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ABSTRACT

Danko, Donald. M.S.E.E., Department of Electrical Engineering, Wright State
University, 2019. Configurable frequency and voltage three phase power supply.

The student’s employer is in need of a three phase power supply which can supply
a 400Hz signal at +/- 28V at 2A. The input to the power supply is +24VDC at an
unspecified current.

The student’s solution is a configurable frequency and voltage power supply. The
student chose to utilize a full bridge DC to DC converter topology. A microcontroller was
used for supplying pulse width modulated waveforms, performing analog to digital
conversions, and controlling a digital to analog converter. The circuit was modeled using
Matlab and tested after being manufactured to confirm proper functionality.

The configurable three phase power supply worked as intended. Possible
improvements to the design include fixing schematic and printed circuit board errors.
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1 Summary
1.1 Problem
The student’s employer is in need of a small form factor 400Hz three phase power
supply.

1.2 Requirements
● The power supply shall accommodate an input voltage of +24VDC.
● The power supply shall output three sinusoidal signals.
● Each of the power supply’s sinusoidal outputs shall be at a frequency of 400Hz.
● Each sinusoidal signal shall be 120 degrees out of phase with respect to each
other.
● Each sinusoidal signal shall be +/-28VAC (56Vpp centered at 0V).
● The power supply shall be capable of sourcing 2A per phase.
● The power supply’s form factor shall conform to the outline shown in Figure 1.
● The power supply shall have current monitoring of each phase.

Note: Steady state current draw will be approximately 0.5A per phase. The input current
to the power supply is undefined.
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Figure 1: Printed circuit board outline
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1.3 Literature review and existing solutions
There is a large presence of 400Hz power in commercial and military aircraft. The use of
400Hz allows a reduction in size of components [1]. A reduction in component size and
weight is advantageous as space is limited and lowering weight saves on fuel costs. In
aircrafts, it is commonly a high-frequency alternator that generates the 115V 400Hz three
phase power [1]. The resulting commercial products are commonly power supplies which
convert 400Hz aircraft power to DC [2] [3] [4]. However, in some cases, an inverter may
be required which generates three phase 400Hz from DC. A literature example of a DC to
400Hz three phase power supply is [5]. A literature example of a DC to 400Hz single
phase power supply is [6]. Literature examples of DC to AC power supplies are [7] and
[8].

Commercially available solutions that meet all the identified requirements were not
found. Behlman makes variable voltage and frequency three phase power supplies [9] but
they do not meet the size requirement, nor do they meet the input voltage requirement.
True Blue Power USA makes a DC to 400Hz AC power supply [10] but it is only single
phase, the output voltage is fixed at 26VAC and the current output is insufficient at
approximately 0.4A. AbsoPulse makes a DC to three phase 400Hz power supply [11], but
the output voltage is fixed at a line to line voltage of 208VAC. It also fail to meet the size
requirement. After a thorough survey, a commercially available product will not meet the
requirements given. Section 1.4 details a proposed custom solution for the very specific
problem that the requirements outline.
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1.4 Proposed solution
● DC to DC full bridge converter to convert +24VDC to +/-33VDC
● Four channel digital to analog converter to make 400Hz sinusoidal signals
● Analog signal conditioning on 400Hz sinusoids
● High current Op-Amps to act as the current drive of the sinusoids
● Current monitoring through current transducers
● Control through a Teensy 3.2 microcontroller
● On board voltage conversion through off the shelf 3W DC to DC converters

4

2 Summary of DC to DC converters
Power converters are necessary devices in many applications. One may be required to
convert AC line voltages to DC (example: 120VAC, 60Hz to 15VDC) or may be required
to step down a higher voltage to a lower voltage (example: 12VDC to 5VDC). Two
different types of converters exists to accomplish these types of tasks: linear voltage
converters and switching converters.

2.1 Linear Voltage Converters
Linear voltage regulators/converters are low efficiency power conversion solutions.
Linear regulators are ideal for environments that need clean (low noise) power or for low
power devices. Linear regulators are inefficient (high cost to operate), dissipate large
amounts of heat, and often lack output isolation relative to the input voltage source.

2.2 Switching Converters
Switching converters are high efficiency power conversion solutions. They are ideal for
solutions that require low or high power, multiple voltages and/or negative voltages.
These converters cost less to operate because they are more efficient. The increase in
efficiency means less heat needs to be dissipated. The primary disadvantages are high
frequency switching noise and increased component counts.

5

2.2.1 Inductorless Switching Converters

An example of an inductorless switching converter is a charge pump converter. They are
primarily used in low power applications like driving RS-232 signals from a 5VDC USB
port.

2.2.2 Non-isolated Inductor Switching Converters

Examples of non-isolated inductor switching converters are buck (step-down), boost
(step-up), and inverting. These converters are often low component count devices for use
in relatively low power applications. A common use would be stepping down the 12V
source in a car to 5V to charge a mobile phone.

2.2.3 Transformer Isolated Switching Converters

2.2.3.1 Flyback Switching Converters

These converters are ideally suited for low to medium power applications less than 200W
[12]. This typology stores energy in the primary winding while the switch is closed, when
the switch is open the energy is transferred to the output winding. For the energy to be
properly transferred, the magnetizing inductance and turns ratios of the transformer must
be calculated. The flyback topology also suffers from large voltage transients. To
suppress these transients, a resistor-capacitor or diode-resistor-capacitor snubber is
required [12]. Output voltage can be modeled through Equation 1 where Vout is the
output voltage, Vin is the input voltage, Nsec is the number of secondary windings, Npri
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is the number of primary windings, and D is the duty cycle as a decimal. Figure 2 shows
a schematic of a flyback converter [13].

Equation 1: 𝑉𝑜𝑢𝑡 = 𝑉𝑖𝑛 ∗ (𝑁𝑠𝑒𝑐/𝑁𝑝𝑟𝑖) ∗ (𝐷/(1 − 𝐷))

Figure 2: Flyback converter

2.2.3.2 Forward Switching Converters

Figure 3 shows a forward converter [13]. The forward converter is a buck converter with
an added transformer. It works by storing the energy in the inductor instead of the
transformer. This converter requires an additional primary winding to reset the core of the
transformer. These switching transformers are well suited for power outputs between 25250W [12]. Output voltage can be modeled through Equation 2.
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Figure 3: Forward converter

Equation 2: 𝑉𝑜𝑢𝑡 = 𝑉𝑖𝑛 ∗ 𝐷 ∗ (𝑁𝑠𝑒𝑐/𝑁𝑝𝑟𝑖)

2.2.3.3 Half and Full-Bridge Switching Converters

Figure 4 shows a half bridge converter and Figure 5 shows a full bridge converter [13].
The half bridge converter uses two switches to allow power to be transferred across the
transformer in both timing intervals [12]. However, due to the capacitor divider, the
voltage being passed across the transformer is half of the input voltage. The resulting
output voltages is modeled by Equation 3. Equation 4 is the output voltage for a full
bridge converter. The full bridge replaces the capacitors with additional switches which
enables each timing interval to pass the full input voltage. Due to a DC blocking
capacitor, these topologies do not require an extra coil to reset the transformer. These
switching converters are best suited for application where the output power is greater
than 100W [12].
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Figure 4: Half Bridge converter

Figure 5: Full Bridge converter
Equation 3: 𝑉𝑜𝑢𝑡 = 𝑉𝑖𝑛 ∗ 𝐷 ∗ (𝑁𝑠𝑒𝑐/(4 ∗ 𝑁𝑝𝑟𝑖))

Equation 4: 𝑉𝑜𝑢𝑡 = 𝑉𝑖𝑛 ∗ 𝐷 ∗ (𝑁𝑠𝑒𝑐/(2 ∗ 𝑁𝑝𝑟𝑖))
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3 Design
This power supply design can be partitioned into 4 subcategories: internal power, control,
high power conversion and signal. Each subcategory highlights a specific functionality of
the design.

3.1 Internal Power Schematic
In order to power the control and signal circuitry, the +24VDC input must be converted
to lower voltages. The +5VDC and +10VDC non-isolated rails are made from
commercially available 3W Traco DC to DC converters. The same converters are used to
make the +5VDC, +15VDC, and -15VDC isolated voltage rails. The power connector
with associated fuses resides on the internal power schematic page. Figure 6 is a capture
of the internal power schematic.
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Figure 6: Internal Power Schematic

3.2 Control Schematic
A Teensy 3.2 development board which houses the MK20DX256 microcontroller (µC) is
powered by +5V-ISO-POWER and referenced to ISO-POWER-GND. The µC is used to
perform three vital actions:

1) Command a digital to analog converter (DAC) to make 120 degree out of phase
sine waves,
2) Perform analog to digital conversion of the +33V rail of the DC to DC converter,
3) Maintain or modify the duty cycle of a PWM signal to switch the MOSFETs.
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Other important but not essential operations of the µC are monitoring current on each
phase of the three phase supply and driving a status LED demonstrating that the µC is
powered on.

The Linear Technologies quad DAC is commanded through the use of the µC serial bus
(SPI). The SPI protocol is a four wire protocol. It requires a serial clock (SCK), slave
select (SS), and data output (DOUT). The fourth wire, data in (DIN) is not needed in this
application as the DAC is not returning data to the µC. Each channel of the DAC is
controlled individually. This is done through the first four bits of the message being sent
to the DAC. Once the address bits are sent, ten data bits are sent which sets the desired
analog voltage for the channel.

The feedback received from the +33V rail of the DC to DC converter is a scaled and
buffered voltage. Through the use of a resistor divider the voltage is scaled to +1.65V.
That is one half of the maximum analog voltage that can be converted by the 16 bit
analog to digital converter (ADC) on the µC.

The converted value is then compared in software to the theoretical scaled voltage of
+1.65V. If the converted signal is higher than the theoretical signal then the PWM duty
cycle is reduced by one step. If the actual signal is lower than the theoretical signal the
PWM duty cycle is increased by one step. One step is approximately 0.4%.

Due to the switching nature of a half/full bridge DC to DC converter, the PWM output
must be delayed by one half of a period (0.5 * T) to generate the switching waveform for
the second switch. In order to transmit the switching waveforms from the isolated µC to
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the non-isolated gate driver an optocoupler passes the signal across the isolation barrier.
Figure 7 is a capture of the control schematic.

Figure 7: Control Schematic

3.3 High Power Conversion Schematic
Based upon the power and voltage requirements the power conversion schematic is the
practical implementation of a full bridge DC to DC converter. The outputs of this
converter are used as the voltage rails for the high current Op-amp in the signal
schematic.

As shown in the history of DC to DC converters, the full bridge converter topology
utilizes four switches. This enables for an effective duty cycle near 100%, where each
13

switch pair contributes 50% on time. In reality, a dead time where all switches are fully
off is needed, and the effective duty cycle is closer to 85-95%. This effective duty cycle
contributes to the ability to output more power than smaller power typologies such as the
flyback or forward converters. However, having the additional high side switches creates
additional problems. Normally an N-channel MOSFET is driven at the gate with a signal
referenced to ground. As an example, a typical gate threshold voltage (Vgs_th) may be
5V. This means that if the gate minus the source is greater than or equal to 5V, the
MOSFET will be on and current can flow as if it is a short between the drain and gate
terminals. When the source is connected to ground (0V) this is relatively easy to do.

In the half/full bridge topology the upper switch is not driven relative to ground. This is
because the source pin of the MOSFET is not referenced to ground. The source will have
a nominal voltage of 24V, requiring a so-called high side driver which can produce a gate
voltage 5V above the source voltage (greater than or equal to 29V in the previous
example). Typically a circuit referred to as a boot strap or charge pump is implemented.
In this case, the student has chosen to utilize one of the many possible bridge driver
integrated circuits (IC) that the semiconductor industry produces. Using two of these
bridge driver ICs ensures there is sufficient drive for both the positive voltage producing
Full Bridge converter and the negative voltage producing converter. This particular IC,
the LM5109A, offers a built in boot strap circuit to drive the upper MOSFET.

The Matlab code shown in Appendix 2 shows the passive component as well as the
theoretical efficiency of the converter [14]. The capacitors, inductors, diodes, and
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MOSFETs were chosen such that they have low power losses. This ensures higher
efficiency and lower temperature of components on the printed circuit board (PCB).

The 750341145 transformer from Wurth Elektroniks is rated for up to 250W applications
and is advertised as a transformer for forward converters or half/full bridge converters. It
is optimized for between 200kHz and 700kHz. This application will utilize a 93.75kHz
switching frequency. Although this switching frequency is lower than the optimized
region, testing was done to ensure proper operation at this switching frequency. This
transformer has two primary windings and ten secondary windings with a center tap.
Therefore, by using Equation 5, the max voltage output of the full bridge DC to DC
converter is:

Equation 5: 𝑉𝑖𝑛 ∗ 𝐷 ∗ (𝑁𝑠𝑒𝑐/(2 ∗ 𝑁𝑝𝑟𝑖)) = 𝑉𝑜𝑢𝑡

24𝑉 ∗ 1 ∗ (10/(2 ∗ 2)) = 60𝑉

Using a more conservative effective duty cycle which prevents shoot through (power rail
being connected to ground) yields a maximum voltage output equal to:

24𝑉 ∗ 0.9 ∗ (10/(2 ∗ 2)) = 54𝑉

Using the desired output voltage of 33V, the effective duty cycle would be equal to:

(𝑉𝑜𝑢𝑡/𝑉𝑖𝑛) ∗ (2 ∗ 𝑁𝑝𝑟𝑖/𝑁𝑠𝑒𝑐) = 𝐷

(33𝑉/24𝑉) ∗ ((2 ∗ 2)/10) = 55%

15

These calculations neglect voltage losses in the converter (such as diode drops) and thus
the effective duty cycle will be slightly higher. Section 5 will discuss the performance
output of the design, including the actual effective duty cycle. Figure 8 is a capture of the
high power conversion schematic.

Figure 8: High Power Conversion schematic

3.4 Signal Schematic
Using Matlab, a theoretical DAC control algorithm was written. The algorithm was
translated to C++ code and experimentally verified on the µC; appendix 1 shows the
Matlab code. Section 4.1 titled “DAC Control” speaks to the translation elements needed
for the µC code. Appendix 4 shows the µC code.
16

Each of the three signals produced by the DAC are then scaled using an instrumentation
amplifier. The instrumentation amplifiers gain is set through a single resistor. The output
of the DAC is a maximum of 5V. A gain of 2.5 would mean that the output of the first
amplifier stage would be about 12.5V. Equation 6 is used to calculate the resistance
value. The source of this equation is the AD8220 instrumentation amplifier data sheet.

Equation 6: 𝑅𝑔 =

49.4𝑘
𝐺−1

49.4𝑘

= 2.5−1 ≈ 33𝑘 𝑂ℎ𝑚𝑠

This stage requires the user to set the reference level of the instrumentation amplifier.
This is done through a jumper wire which connects the inverting input pin to either
ground or +2.5V. If the user chooses to jumper to ground, the instrumentation amplifier
acts as a standard non-inverting amplifier where Vout = Vin. If the user jumpers to +2.5V
then the amplifier will produce Vout = Vin – 2.5. The intended use by the designer is that
the user will not jumper to the +2.5V reference and instead will use the first op-amp stage
as a buffer.

The output of the first amplifier is then filtered through the use of a passive band pass
filter. The band pass filter removes non-desirable DC and high frequency components of
the 400Hz signal. The center frequency of the high pass is 100Hz and the center
frequency of the low pass is 4000Hz. Equation 7 is used to calculate the 3dB points for
the passive band pass filter in Hertz [15].
1

Equation 7: 𝑓𝑐 = 2∗𝑝𝑖∗𝑅∗𝐶
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If one is given the capacitor values for the high and low pass filters (which make up the
band pass filter) as equal to 0.1uF then one can solve for the resistance value.

𝑅ℎ𝑖𝑔ℎ𝑝𝑎𝑠𝑠 =

𝑅𝑙𝑜𝑤𝑝𝑎𝑠𝑠 =

1
≈ 16 𝑘𝑂ℎ𝑚𝑠
2 ∗ 𝑝𝑖 ∗ (0.1𝑒 − 6)𝐹𝑎𝑟𝑎𝑑𝑠 ∗ 100𝐻𝑧

1
≈ 400 𝑂ℎ𝑚𝑠
2 ∗ 𝑝𝑖 ∗ (0.1𝑒 − 6)𝐹𝑎𝑟𝑎𝑑𝑠 ∗ 4000𝐻𝑧

The output of the band pass filter will then become the input of the next gain stage, a
second instrumentation amplifier. This amplifiers gain is set through a trimmer resistor.
This is the voltage tuning point of the power supply output. The output of this gain stage
should be half of the output voltage of the power supply. Due to a desired output of +/28V, the trimmer resistor should be tuned such that the output of the amplifier is +/-14V.
Each trimmer resistor is a 100kOhm resistor. The achievable gain can be calculated using
equation 6. The result is a variable gain between approximately 1.5 and infinity.

The output then becomes the input to the OPA544 high current Op-Amp. A gain of two is
applied to output the desired +/-28V and the current needed at the load is delivered
through the +/-33V rails. The output of the high current Op-Amp passes through a current
transducer. The transducer is a near zero volt loss method for measuring current. The
transducer outputs a voltage proportional to the current passing through the device. The
transducer is modeled through Equation 8.

Equation 8: 𝑐𝑢𝑟𝑟𝑒𝑛𝑡 𝑖𝑛 𝐴𝑚𝑝𝑠 = 8.643 ∗
(𝑣𝑜𝑙𝑡𝑎𝑔𝑒 𝑜𝑢𝑡𝑝𝑢𝑡 𝑓𝑟𝑜𝑚 𝑡𝑟𝑎𝑛𝑠𝑑𝑢𝑐𝑒𝑟 𝑖𝑛 𝑉𝑜𝑙𝑡𝑠) − 21.6076
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The end user can then choose to route the signal to the µC or to the connector for off
board monitoring. The output of the current transducer has the Op-Amp manufacturer’s
recommended 1Ohm resistor, 0.01uF capacitor, and clamping diodes for motor driver
applications. These components mitigate potentially damaging back EMF [16]. The
output of each phase is routed to the connector harness to be used off board. Figure 9 is a
capture of the signal schematic.

Figure 9: Signal schematic
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4 Code
The code can be broken out into separate tasks that the µC must perform. Each separate
task gets its own header and C++ file. The functions detailed within each task are then
integrated in the main.ino file. The code can be found in Appendix 4.

4.1 DAC control
Multiple DAC control algorithms were considered and modeled using Matlab. The
resulting code and graphs can be found in Appendix 1. The Matlab code was then
modified for use on the µC. The resulting C++ code output was then compared to the
ideal Matlab code output to ensure proper replication was achieved.

All of the considered approaches assume that an array of desired DAC steps are
computed prior to run time. This approach saves µC resources during run time.

1) Time a single loop in the µC. Compute the waveform period divided by the loop
rate to obtain the number of elements in the array. This is not an elegant solution.
If a loop takes too long, the step to the next array is delayed and then the effective
frequency of the waveform will be smaller (eg: 400Hz may unpredictably be
390Hz).
2) Modifying method 1, the array can be made smaller than the max number of
elements. This requires a wait command at the end of each loop to maintain
correct timing. The result is a sacrifice in resolution while maintaining the desired
frequency.
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3) Set up a timer to trigger an interrupt such that when it triggers the DAC is stepped
to the next element in the array. Although this method would work, it could lead
to an interruption in another process (such as an ADC reading). This would create
a nondeterministic program that is always in an unknown state. Losing needed
information due to an interrupt could result in the DC to DC converter going out
of specification.
4) The last considered and chosen technique works by avoiding an array that must be
sequentially stepped. The chosen technique computes an array that has the needed
DAC command for each microsecond within the sinusoids period. The period of a
400Hz sinusoid is 2500 microseconds. By using 2500 elements in an array, the
time specific DAC command can be executed when the µC resources become
available. A simplistic example assumes that in the first loop the µC executes
element 0 of the array for time equals 0 microseconds. Assuming the second loop
starts at 78 microseconds, element 78 of the array would the command sent to the
DAC. For a loop starting at 2600 microseconds the 100th element would be used.
For the other two phases, the array element used is channel A plus a 1/3 and 2/3
offset. In loop two Channel B would be sent the command of 911 ≈ 78 + (2500/3).
This technique achieves the highest resolution and speed. Furthermore, this
technique does not rely on the loop time, thus the array does not need recomputed
if the code changes to a longer or shorter loop time.
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4.2 ADC setup and performance
The 16 bit ADC averages four readings on the hardware to produce a digital
representation of the voltage on the positive rail of the DC to DC converter. This digital
representation is then converted from engineering units to a voltage by multiplying by the
ADC reference voltage (3.3V) and dividing by the max ADC engineering unit value of
65535 = (2 ^ resolution) - 1. Once the ADC measurement is a real voltage it is divided by
the voltage divider that is in hardware on the board. This scales the voltage back to the
level seen at the output of the positive rail of the DC to DC converter. This process of
scaling the voltage down and then back up is done because the maximum voltage that can
be read at the ADC pin is the reference voltage. Above the reference voltage the ADC
saturates and can become damaged.

4.3 PWM setup and updates
The PWM setup function programmatically offsets the two PWM signals that drive the
MOSFETs. By synchronizing both timer 0 and timer 1, one can then wait for one half of
the PWM period and then re-sync one of the channels [17]. This ensures that the channels
are 180 degrees out of phase. There will be no cross conduction until the duty cycle of
each waveform is approximately 50% (effective duty cycle of approximately 100%).

The PWM waveform is updated each loop based on the ADC measurement that was
taken at the beginning of the loop. If the DC to DC converter voltage is too low, the duty
cycle is increased. This is true as long as the duty cycle is lower than the maximum
allowed duty cycle. The maximum allowed duty cycle is set at 40% (effective duty cycle
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80%) to ensure no cross conduction occurs. In the event that the DC to DC converter
voltage is too high, the duty cycle is lowered. The duty cycle can be lowered until it
reaches 0%. This check is needed to prevent the unsigned integer from rolling back to the
maximum possible duty cycle.

4.4 Global functionality
The global header file houses most of the constants in the program. It is in the header file
that the user can change the operating frequency and the bounds of the DC to DC
converter. In its present state the bounds are +/-0.25V from the desired 33V.

The other global functionality has to do with initialization of the serial console, setting
the µC controlled LED high, and initializing constants that rely on functions to compute
their value. The serial console provides a debugging and status window to view what is
taking place within the µC. The DAC control table is of particular interest. By outputting
the control table with the array index, one can compare the theoretical Matlab output to
confirm that the programmed array matches. After initialization is complete, the feedback
voltage and the PWM commanded value are output to the serial console at the end of
each loop. This output was used to confirm how the PSU is operating across many loops.
Refer to Section 5 for an in depth review of DC to DC performance with data from the
serial console.
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5 Test
Testing was done in three phases. The first phase was to populate and test the positive rail
of the DC to DC converter. The second phase was to populate and test the negative rail of
the DC to DC converter. The third phase was to populate the AC signal conditioning
circuitry and test it. Figures 10 and 11 show the fully populated board that was tested in
section 5.

Figure 10: Top of populated three phase power supply board
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Figure 11: Bottom of populated three phase power supply board

5.1 Testing positive rail of DC to DC converter
The positive rail of the DC to DC converter was tested by supplying +24VDC from a
bench top power supply (PSU). The duty cycle from the µC was then stepped in
approximately two percent increments. The voltage out of the DC to DC converter was
measured using an isolated Scopemeter and recorded for later analysis. The current
supplied by the bench top power supply was recorded for later analysis. This data was
used to generate Figures 12 and 13. Figure 12 shows the recorded data as a function of
effective duty cycle. Effective duty cycle is the duty cycle of MOSFETs one and three
plus the duty cycle of MOSFETs two and four. The recorded data is then used to derive
the ideal DC power that is dissipated by a 20 Ohm load and the actual power sourced to
the circuit (figure 13). These calculated values are used to calculate efficiency. As
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effective duty cycle increases, efficiency increases. This is the known behavior of switch
mode power supplies. Data points have been placed on the efficiency curve. The first data
point will be used later for comparison between the single output converter and the dual
output converter. The second data point shows the peak efficiency of the single output
converter (approximately 86%). Appendix 3 shows the Matlab code used to calculate and
generate Figures 12 and 13.

Figure 12: Measured positive rail voltage and supplied current with 20 Ohm load
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Figure 13: Calculated efficiency of positive rail of DC to DC converter

5.2 Testing positive and negative rail of DC to DC converter
The components for the negative rail of the DC to DC converter were populated. The
same test setup from testing the positive rail was used for testing the positive and
negative rails. An additional 20 Ohm resistor was used to load the negative rail. The
result was that the negative rail mirrored the positive rail. Statistics were imported into
Matlab and Figure 14 shows the combined efficiency of the DC to DC converter. A data
point has been placed on the effective duty cycle of 23.53% for comparison between the
single output and dual output converters. Figures 13 and 14 show that the dual output
converter is at least 3.5% more efficient.
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Figure 14: Calculated efficiency of both voltage rails of DC to DC converter

5.3 Testing AC circuitry
Testing the AC circuitry was the integration of the DC to DC converter with the analog
circuitry. An incremental approach was taken to ensure the safety of the components on
the PCB.

5.3.1 Testing DAC control algorithm

By applying +5VDC to the output of the Traco +5VDC converter one could power only
the +5VDC circuitry such as the µC and the DAC. This was a low risk way of evaluating
the control algorithm of the DAC. One complication with this approach is that it creates
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an unknown case often referred to as an “off-amp”. An off-amp is an op-amp that has no
power rails but still has an input at the non-inverting and/or inverting pins. An off-amp
does not boast the near infinite input impedance that normal op-amps have. The
undesired behavior that resulted was +3VDC on the +15VDC pin. This was a result of
the voltage from the DAC at the non-inverting input (pin 4 of U6, U11, U14) turning on
the ESD diodes internal to the op-amp and having a path to ground via R35 and D15. If
this PCB is re-spun, placing current limiting resistors in series with the input pin and
reverse polarity protection diodes on the supply rails will prevent the op-amp from
becoming an off-amp.

To properly test the DAC operation the +/-15V converter must also be powered on. This
was done by applying +24VDC as intended but turning off the DC to DC converter
control code within the µC. This allowed for a low power test of the analog circuitry. The
resulting waveform from each phase can be seen in Figure 15. Note that because this is
isolated circuitry one must use an isolated scope. With only two channels on the Fluke
Scopemeter, all three waveforms cannot be shown within a single data collection. Two
data collection were done. The first capture was done with channel A of the scope on
DAC output A and channel B on DAC output B. The second capture used channel B on
DAC output C. By plotting both data sets on top of each other the redundant channel A
information confirms that the signals are time aligned and that one can trust the phase
shift information shown by all three waveforms. As one can see, the three DAC outputs
are 120 degrees out of phase with respect to each other.
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Figure 15: DAC output, confirmation of proper phase shift
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Figure 16 demonstrates the 2.5 gain applied by the first instrumentation amplifier stage.

Figure 16: Instrumentation amplifier with gain of 2.5

Figure 17 shows the output at TP32 (pre-passive band pass filter) and TP35 (post filter).
Figure 18 is a zoomed in version of Figure 17. The Scopemeter decimates the data when
zoomed out. For this reason, zooming in shows the effect of the band pass filter more
accurately. With the DC to DC converter code turned off, one cannot view the output at
TP34 because the high current op-amps (OPA544F) behave as off-amps.
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Figure 17: Before and after passive band pass filter

32

Figure 18: Zoomed in before and after passive band pass filter

5.3.2 Testing high current Op-Amp performance

By enabling the code for the DC to DC converter at a fixed duty cycle, one could view a
relatively low power interaction of the DC to DC converter and the analog circuitry.
Upon that success the duty cycle was increased in approximately 4% increments. The DC
to DC converter output voltage, current consumed by the bench top PSU, and the peak
temperature of the board were recorded after each duty cycle increase. The load for these
tests was 20 Ohms per phase. The hottest component on the board was, as expected, the
high current op-amps. Temperatures exceeded 140 degrees Fahrenheit. As a result,
ceramic heat sink were attached to each of the high current op-amps. The heat sink lower
33

the steady state temperature approximately 10 degrees Fahrenheit. The 20 Ohm resistors
were swapped for two 30 Ohm resistors and a 100 Ohm resistor. By increasing the load
resistance the current draw from the bench top PSU was reduced. This was necessary as
the bench top PSU current protection was turning off the PSU after about 30 seconds of
operation.

Next, the code that makes duty cycle adjustments based upon the +33V feedback signal
was enabled. Through testing, a provision was added that allowed the DC to DC
converter to stabilize before switching the load on. The approximate sequence is shown
in Figure 19.

Figure 19: Delayed start up diagram for stabilizing voltage before AC signal on

The console output from the µC was recorded and plotted in Matlab. Figure 20 shows the
commanded duty cycle and the output voltage. One can see that duty cycle increases
rapidly when the DAC is turned on in order to compensate for the increased power
requirement. This is in effect turning the load on as prior to that moment the high current
op-amp had an input of 0V and thus an output of 0V.
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Figure 20: Commanded duty cycle and feedback voltage of DC to DC converter

Figure 21 shows a zoomed in version of Figure 20. One can see that when the feedback
voltage falls outside of the +/-0.25V programmed bounds, the duty cycle is adjusted to
bring the output back within the bounds. These tolerances can be tightened or loosened
programmatically. Figure 21 also shows the time delay between a commanded duty cycle
change and the resulting change on the feedback signal.

35

Figure 21: Zoomed in commanded duty cycle and feedback voltage of DC to DC
converter

With the DC to DC converter powering the high current op-amps, measurements could be
taken to confirm the proper operation of the final stage of the power supply. Figure 22
shows the signal before and after the high current op-amp. Note that because the input of
the op-amp has not been tuned to +/-14V, the output is not the desired +/-28V.
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Figure 22: Before and after the high current op-amps

By adjusting the trimmer resistors (R45, R52, R60) on the second stage amplifier one can
increase the input voltage at the high current op-amp to half of the desired output. Figure
23 is a comparison of the three phase output of the PSU. The same technique mentioned
for Figure 15 was used to time align the three phases.
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Figure 23: Three phase power supply output

The final consideration is the AC current waveform. Using a Hall Effect active current
probe the output current to the resistive loads were measured. With only one probe, it was
not possible to time align the three waveforms. For this reason, Figure 24 has each
waveform file graphed on a separate subplot. The summed RMS current for the three
phases equaled 1.6A. With an RMS Vout of 19.8V the total power dissipated at the load
is equal to 32W. With the bench top PSU outputting 24V and 2.5A the power supplied is
equal to 60W. From previous tests it is known that the DC to DC converter is greater than
86% efficient. Assuming a DC to DC converter efficiency of 86% yields an 8.4W loss in
power conversion, the remaining power loss is divided across the three power op-amps.
This power loss is approximately 60W – 8.4W – 32W ≈ 19.6W or 6.5W per OPA544
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device. Burr-Brown application bulletin SBOA122 [18] demonstrates that for a resistive
load the power loss internal to the op-amp will be approximately 34%. The calculated
38% versus the application note approximation of 34% is within the margin of error for
this calculation.

Figure 24: Output current through resistive loads
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6 Conclusion
6.1 Specification Satisfied
Figure 25 shows a table of the specifications/requirements and note as to if the
specification was satisfied. The figure has been color coded for ease of reading. Green
indicates successful completion, yellow indicates not fully tested, and red indicates
unsuccessful completion. The yellow and red lines will be further discussed in sections
6.2 and 6.3.

Specification
Accommodate +24VDC input
Output three sinusoidal signals
Each output at 400Hz
Outputs 120 degrees out of phase
Output voltage +/-28VAC
Source 2A per phase

Conform to given board dimensions
Current monitoring

Satisfied?
Yes – other voltages not tested
Yes
Yes – also can be reconfigured to 60Hz or
many other user defined frequencies
Yes
Yes – user defined, some temperature
considerations apply
Not fully tested – heat dissipation issue
with high power op-amps prohibited
reaching specification
Yes
No – PCB layout error prevented the use
of the current transducers

Figure 25: Design specifications satisfaction table

6.2 Lessons Learned
It is the designer’s findings through the research and development process that there was
one major limiting factor to the designs success. This factor was ensuring that the high
power op-amps did not overheat. It was falsely assumed that PCB layout techniques and
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the use of stick on ceramic heat sinks would be sufficient to cool the amplifiers. The
lesson learned was to not neglect the significance of heat considerations.

6.3 Future Work
6.3.1 Low Risk Modifications

Figures 26 through 29 show updated schematics with what the designer believes to be
low risk changes. These are low risk changes because each hardware modification is a
slight deviation from the original functionality. In addition to fixing some of the minor
PCB errors (see Appendix 5) the designer would make the following hardware changes:


Add EMI filters to the inputs of the 3W DC to DC converters



Provide a feedback to the µC for the negative rail of the DC to DC converter



Add sample and hold feedback for the +/-14VAC and +/-28VAC op-amp outputs



Remove the half bridge typology capacitors



Modify the current transducer part number for higher resolution operation



Add optional digital resistors at the last op-amp signal gain stage



Add an optional additional inductor on the outputs of the full bridge DC to DC
converter



Add independent control of the positive and negative rails of the DC to DC
converter



Add an inhibit flag to shut down the power supply



Add an additional connector for optional serial communication



Add mounting holes for custom or COTS heat sink
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In addition to these hardware changes, the designer would modify the µC software to
include the use of a proportional integral derivative (PID) controller. Using a PID
controller will allow for the tuning of the DC to DC controller to reduce the output ripple.
By reducing the output ripple the DC to DC converter can achieve the same sinusoidal
output with lower DC voltage rails. With lower DC voltage rails the design will become
more efficient and dissipate less heat in the high power op-amps. The implementation of
the PID controller plus the addition of a well-engineered heat sink are the steps the
designer would like to take to ensure the next circuit board revision is the final revision.

Figure 26: Updated Internal Power Schematic
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Figure 27: Updated Control Schematic
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Figure 28: Updated High Power Conversion Schematic
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Figure 29: Updated Signal Schematic

6.3.2 High Risk Modifications

It is possible that by designing a high power op-amp from discrete components one could
increase the efficiency and spread the heat across many components instead of a single
component [12] [19] [20] [21].

To accomplish this task the designer would likely make the discrete op-amp of one NPN
transistor and one PNP in a push pull configuration. The base of the transistors would be
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driven by a high voltage but relatively low current op-amp. The LTC6090 is a potential
component for this purpose. It uses supply voltages up to +/-70V and output currents up
to 50mA if properly cooled.

6.4 Summary
The configurable frequency and voltage three phase power supply that was researched,
designed, built and tested worked using a resistive load. The PSU was not tested using an
inductive load as that was outside the scope of this research.

The design implemented did not meet the requirements for sustained operations at two
amps per phase. This is because of a heat dissipation problem on the high power opamps. Future work was discussed that would attempt to solve the discussed heat
problems.
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Appendix 1 Matlab Sine Wave Code
Appendix 1.1 Theoretical DAC control
f = 400; %Hz
numbits = 6;
samples = 100000; %a large number to act as a “perfect” sine wave to compare to
period = 1/f;
numperiods = 1;
t = linspace(0, numperiods*period, (numperiods*samples)-1);
inputArg = 2*pi*f*t;
y = sin(inputArg); %Vmax = 1V, Vmin = -1V
dacY = (512*y) + 512; %put in DAC command units

Appendix 1.2 Look up table - function of output frequency and update time
SAMPLES_PER_SECOND = 1e6;
samplePerPeriod = SAMPLES_PER_SECOND / f;
eq_t_array = [0:(samplePerPeriod-1)] / SAMPLES_PER_SECOND; %mimics linspace
plot(t, dacY) %ideal DAC output
hold on
eq_inputArg = 2*pi*f*eq_t_array;
eq_y = sin(eq_inputArg);
eq_dacY = (512*eq_y) + 512;
eq_roundDACy = round(eq_dacY);
plot(eq_t_array, eq_roundDACy) %proposed look up table computation method
title('1us resolution lookup table');
xlabel('Time (s)');
ylabel('Commanded Value (eng units)');
legend('Rounded DAC Command','1us Lookup Table');
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Figure 30: DAC look up table versus “ideal” waveform
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Figure 31: Zoomed in DAC look up table versus “ideal” waveform
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Appendix 2 Matlab Code for component selection
Appendix 2.1 Calculate voltage divider for feedback circuit
lowerR = 1e3;
Vin_div = 33;
Vout_div = 1.65;
feedbackR_upper = ((lowerR*Vin_div)/Vout_div) - lowerR
feedbackR_upper = 19000

Appendix 2.2 Design of full bridge converter
Vi_nom = 24;
Vi_min = Vi_nom;
Vi_max = 28;
Vout = 33;
Io_min = 1.5;
Io_max = 6;
Vripple = Vout * 0.01;
Po_max = Vout * Io_max;
Po_min = Vout * Io_min;
Rl_min = Vout / Io_max;
Rl_max = Vout / Io_min;
M_vdc_min = Vout / Vi_max;
M_vdc_nom = Vout / Vi_nom;
M_vdc_max = Vout / Vi_min;
eff = 0.8;
turns_ratio = 2 / 4;
Dmin = turns_ratio * M_vdc_min / eff;
Dnom = turns_ratio * M_vdc_nom / eff;
Dmax = turns_ratio * M_vdc_max / eff;
switch_freq = 93750;
Lmin = abs(Rl_max * (0.5 - Dmin) / (2 * switch_freq));
L = 22e-6;
delta_I_ind_max = Vout * (0.5 - Dmin) / (switch_freq * L);
rCmax = Vripple / delta_I_ind_max;
rC = 28e-3;
Cmin = max([Dmax / (2 * switch_freq * rC), (0.5 - Dmin) / (2 * switch_freq * rC)]);
C = 100e-6;
Vdiode_max = Vi_max / turns_ratio;
Idiode_max = Io_max + (delta_I_ind_max / 2);
Ipri_max = Idiode_max / turns_ratio;
delta_I_Lmax = 0.1 * Ipri_max;
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Lm_min = Dmin * Vi_max / (2 * switch_freq * delta_I_Lmax);
Lm = turns_ratio * (260e-6);
Vmos_max = Vi_max;
Imos_max = (Idiode_max / turns_ratio) + (delta_I_Lmax / 2);

Appendix 2.3 IPD096N08N3 G MOSFET
rds_on_B = 9.6e-3;
Prds1_B = Dmax * rds_on_B * (Io_max ^ 2) / (turns_ratio ^ 2)
Co_B = 652e-12;
Psw_B = switch_freq * Co_B * (Vi_max ^ 2)
Prds1_B = 1.1880
Psw_B = 0.0479

rT1 = 1.2e-3;
PrT1 = 2 * Dmax * rT1 * (Io_max ^ 2) / (turns_ratio ^ 2)
rT2 = 5e-3;
PrT2 = ((2 * Dmax) + 1) * rT2 * (Io_max ^ 2) / 4
rC_blocking = rC;
PrCb = 2 * rC_blocking * Dmax * (Io_max ^ 2) / (turns_ratio ^ 2)
Prf1 = 5; %Rf = forward resistance leads to power loss, 5W is an assumtion.
Vf = 0.6;
Pvf1 = Vf * Io_max / 2;
P_d1 = Prf1 + Pvf1
rL = 2.86e-3;
PrL = rL * (Io_max ^ 2)
PrC = rC * (delta_I_Lmax ^ 2) / 12
P_µC_driver_misc = 3 %assumption
Pls = (4 * Prds1_B) + (4 * Psw_B) + PrCb + PrT1 + (2 * PrT2) + …
(2 * P_d1) + PrL + PrC + P_µC_driver_misc
theoretical_eff = Po_max / (Po_max + Pls)
Qg = 26e-9;
VGSpp = 12;
Pg = 2 * switch_freq * Qg * VGSpp
PrT1 = 0.2970
PrT2 = 0.1223
PrCb = 6.9300
P_d1 = 6.8000
PrL = 0.1030
PrC = 0.0016
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P_µC_driver_misc = 3
Pls = 29.1199
theoretical_eff = 0.8718
Pg = 0.0585

Appendix 2.4 LM5109A driver equations
Vdd = 12;
diodeDrop = 1;
delta_Vhb = Vdd - diodeDrop - 6.7; %diod = -1, low volt drop out = -6.7
Qgtot = 35e-9;
Qtot = Qgtot + ((10e-6) * 0.95 / switch_freq) + ((0.2e-3) / switch_freq);
Cboot = Qtot / delta_Vhb;
Cboot = 0.1e-6;
CVdd = 10 * Cboot;
Rboot = 3 %choosen to maintain Idboot between 3-4A
Idboot = (Vdd - diodeDrop) / Rboot;
Rhoh = 1.2 / (100e-3); %given in driver data sheet
RgateExt = 4.7 %user defined for Iohh between 0.4-0.75A
RgateInternalToMOS = 1.6; %given in mosfet data sheet
Iohh = (Vdd - diodeDrop) / (Rhoh + RgateExt + RgateInternalToMOS);
Rboot = 3
RgateExt = 4.7000
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Appendix 3 Matlab code for DC to DC converter efficiency
Appendix 3.1 +33V DC2DC converter
DT = 100*[10:5:130]/255;
Vout = [4.2 5.5 7.2 8.6 10.1 11.6 13.1 14.4 15.8 17.2 18.5 20 21.4...
22.7 24 25.2 26.2 27 27.7 28.2 29 30 31.1 32.2 33.4];
Isupply = [0.173 0.202 0.251 0.305 0.371 0.447 0.530 0.621 0.721...
0.829 0.944 1.068 1.197 1.332 1.469 1.602 1.722 1.819 1.898 ...
1.964 2.073 2.207 2.361 2.527 2.7];
R = 20; %ohms

Appendix 3.2 +/-33V DC2DC converter
DT = 100*[10:5:60]/255;
Vout = [4 5.4 7 8.6 10.1 11.6 13 14.4 15.7 17.1 18.4];
Isupply = [0.229 0.294 0.388 0.505 0.643 0.798 0.944 1.149 1.345 1.557 1.785];
R = 10; %20 ohm on each rail so current draw as if 20 ohm in parallel

Appendix 3.3 Code to plot data sets
Vpsu = 24;
powerConsumedFromPSU = Vpsu*Isupply;
powerConsumedLoad = (Vout.^2)/R;
eff = 100*(powerConsumedLoad./powerConsumedFromPSU);
figure
hold on
plot(DT, Vout);
xlabel('Effective Duty Cycle (%)')
ylabel('Vout (V)')
title('Measured voltage and Current with 20 Ohm load on each voltage rail')
yyaxis right
plot(DT, Isupply)
ylabel('Isupplied (A)')
legend('Vout (V)','Isupplied (A)','Location','northwest')
figure
hold on
plot(DT, powerConsumedFromPSU)
plot(DT, powerConsumedLoad)
title('Power Consumed with 20 Ohm load on each voltage rail')
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xlabel('Effective Duty Cycle (%)')
ylabel('Power (W)')
legend('Power consumed Ideal','Power Consumed Actual')
yyaxis right
plot(DT, eff)
ylabel('Efficiency (%)')
legend('Power consumed from PSU','Power consumed by
load','Efficency','Location','northwest')
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Appendix 4 µC code
Appendix 4.1 Main.ino
/*
USER CAN CHANGE FREQUENCY IN GLOBAL.H
*/
#include "GLOBAL.h"
#include "ADC_Functions.h"
#include "DAC_Functions.h"
#include "PWM_Functions.h"
const float VOLTAGE_DIVIDER = LOWER_RES / float(UPPER_RES +
LOWER_RES);
uint16_t MAX_VAL_PWM = 0;
uint16_t MIN_ALLOW_PWM = 0;
uint16_t MAX_ALLOW_PWM = 0;
uint32_t MAX_VAL_ADC = 0;
uint16_t transferBytes = 0;
uint32_t valueA = 0;
uint32_t valueB = ADD_SAMPLES1;
uint32_t valueC = ADD_SAMPLES2;
uint32_t currentTime = 0;
uint16_t setValuePWM = 0;
float scaledV = 0;
uint16_t y[SAMPLES_PER_PERIOD];
void setup()
{
init_const(&MAX_VAL_PWM, &MIN_ALLOW_PWM, &MAX_ALLOW_PWM,
&MAX_VAL_ADC);
initComms();
init_µC_alive();
initADC();
initPWM(&setValuePWM);
initDAC(y);
}
void loop()
{
readADCvoltageVal(&scaledV, VOLTAGE_DIVIDER);
setPWM(&setValuePWM, scaledV, false, MIN_ALLOW_PWM,
MAX_ALLOW_PWM);
if (millis() > 7500)
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{
set_DAC_Voltage(&currentTime, &transferBytes, y);
}
Serial.print(scaledV); Serial.print(", "); Serial.println(setValuePWM);
}

Appendix 4.2 ADC_Functions.h
/*
ADC_Functions.h
Written with the intent of separating out specific functionality from main.c.
This H file will be responsible for housing functions whose primary role is
ADC tasks.
*/
#ifndef ADC_Functions_h
#define ADC_Functions_h
#include <ADC.h>
#include "GLOBAL.h"
extern ADC *adc;
void initADC();
void readADCvoltageVal(float *scaledVoltage, float Voltage_divider);
#endif

Appendix 4.3 ADC_Functions.cpp
#include "ADC_Functions.h"
ADC *adc = new ADC();
void initADC()
{
pinMode(V_ADC_FEEDBACK_PIN, INPUT);
pinMode(I_PHASEA_FEEDBACK_PIN, INPUT);
pinMode(I_PHASEB_FEEDBACK_PIN, INPUT);
pinMode(I_PHASEC_FEEDBACK_PIN, INPUT);
///// ADC0 ////
adc->setReference(ADC_REFERENCE::REF_3V3, ADC_0);
adc->setAveraging(4, ADC_0); // set number of averages
adc->setResolution(16, ADC_0); // set bits of resolution
adc->setConversionSpeed(ADC_CONVERSION_SPEED::HIGH_SPEED, ADC_0);
adc->setSamplingSpeed(ADC_SAMPLING_SPEED::HIGH_SPEED, ADC_0);
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///// ADC1 ////
//must be the same as ADC0
adc->setReference(ADC_REFERENCE::REF_3V3, ADC_1);
adc->setAveraging(4, ADC_1); // set number of averages
adc->setResolution(16, ADC_1); // set bits of resolution
adc->setConversionSpeed(ADC_CONVERSION_SPEED::HIGH_SPEED, ADC_1);
adc->setSamplingSpeed(ADC_SAMPLING_SPEED::HIGH_SPEED, ADC_1);
Serial.println("ADC setup complete");
}
void readADCvoltageVal(float *scaledVoltage, float Voltage_divider)
{
*scaledVoltage = (adc->analogRead(V_ADC_FEEDBACK_PIN) * 3.3 / adc>getMaxValue(ADC_0)) / Voltage_divider;
}

Appendix 4.4 DAC_Functions.h
/*
DAC_Functions.h
Written with the intent of separating out specific functionality from main.c.
This H file will be responsible for housing functions whose primary role is
DAC tasks.
*/
#ifndef DAC_Functions_h
#define DAC_Functions_h
#include <SPI.h>
#include "GLOBAL.h"
#include <math.h>
void initDAC(uint16_t *y);
void set_DAC_Voltage(uint32_t *curTime, uint16_t *tranBytes, uint16_t *y);
#endif

Appendix 4.5 DAC_Functions.cpp
#include "DAC_Functions.h"
void initDAC(uint16_t *y)
{
pinMode (CHIP_SELECT, OUTPUT);
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digitalWrite (CHIP_SELECT, HIGH);
SPI.begin();
Serial.println("1 indexed print statements for comparing to matlab script");
for (uint16_t i = 0; i < SAMPLES_PER_PERIOD; i++)
{
float t = i / float(SAMPLES_PER_SECOND);
float inputArg = 2 * PI * float(FREQ_HZ) * t;
// Serial.println(inputArg);
float y_sin = sinf(float(inputArg));
float dacY = ((MAX_VALUE / 2) * y_sin) + (MAX_VALUE / 2);
uint16_t roundedVal = round(dacY);
if (roundedVal == MAX_VALUE)
{
roundedVal = MAX_VALUE - 1;
}
y[i] = (roundedVal << 2);
Serial.print(i + 1); Serial.print(": "); Serial.println(y[i] >> 2);
Serial.flush();
}
}
void set_DAC_Voltage(uint32_t *curTime, uint16_t *tranBytes, uint16_t *y)
{
*curTime = micros();
SPI.beginTransaction(SPISettings(TRANSMIT_FREQ, MSBFIRST, SPI_MODE0));
digitalWriteFast(CHIP_SELECT, LOW);
*tranBytes = DAC_A_ADDRESS;
*tranBytes |= y[lroundf(fmodf(*curTime, NUM_SAMPLES_LESS1))];
SPI.transfer16(*tranBytes);
digitalWriteFast(CHIP_SELECT, HIGH);
SPI.endTransaction();
SPI.beginTransaction(SPISettings(TRANSMIT_FREQ, MSBFIRST, SPI_MODE0));
digitalWriteFast(CHIP_SELECT, LOW);
*tranBytes = DAC_B_ADDRESS;
*tranBytes |= y[lroundf(fmodf(*curTime + ADD_SAMPLES1,
NUM_SAMPLES_LESS1))];
SPI.transfer16(*tranBytes);
digitalWriteFast(CHIP_SELECT, HIGH);
SPI.endTransaction();
SPI.beginTransaction(SPISettings(TRANSMIT_FREQ, MSBFIRST, SPI_MODE0));
digitalWriteFast(CHIP_SELECT, LOW);
*tranBytes = DAC_C_ADDRESS;
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*tranBytes |= y[lroundf(fmodf(*curTime + ADD_SAMPLES2,
NUM_SAMPLES_LESS1))];
SPI.transfer16(*tranBytes);
digitalWriteFast(CHIP_SELECT, HIGH);
SPI.endTransaction();
}

Appendix 4.6 PWM_Functions.h
/*
PWM_Functions.h
Written with the intent of separating out specific functionality from main.c.
This H file will be responsible for housing functions whose primary role is
PWM tasks.
*/
#ifndef PWM_Functions_h
#define PWM_Functions_h
#include "GLOBAL.h"
void initPWM(uint16_t *setVal);
void setPWM(uint16_t *setVal, float scaledVoltage, bool limitReachedFlag, uint16_t
min_allow_pwm, uint16_t max_allow_pwm);
#endif

Appendix 4.7 PWM_Functions.cpp
#include "PWM_Functions.h"
void initPWM(uint16_t *setVal)
{
*setVal = 0; //pow(2, RESOLUTION_PWM) / 2;
pinMode(PWM_SIGNAL_A, OUTPUT);
pinMode(PWM_SIGNAL_B, OUTPUT);
analogWriteFrequency(PWM_SIGNAL_A, FREQ);
analogWriteFrequency(PWM_SIGNAL_B, FREQ);
analogWriteResolution(RESOLUTION_PWM);
FTM0_SYNCONF = 0x380;
FTM1_SYNCONF = 0x380;
// Serial.println(FTM0_SYNCONF, HEX);
analogWrite(PWM_SIGNAL_A, *setVal);
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analogWrite(PWM_SIGNAL_B, *setVal);
FTM0_SYNC = 0x80;
/*93.75kHz*/
delayMicroseconds(4);
PAUSE_L; PAUSE_L; PAUSE_S;
/*187500Hz*/
// delayMicroseconds(2);
// PAUSE_L; PAUSE_S; PAUSE_S; //total delay = 5.33uS
FTM1_SYNC = 0x80;
Serial.println("PWM setup complete");
}
void setPWM(uint16_t *setValueOfPWM, float scaledVoltage, bool limitReachedFlag,
uint16_t min_allow_pwm, uint16_t max_allow_pwm)
{
if (limitReachedFlag)
{
*setValueOfPWM = 0; //off, limit reached
}
else
{
if ((scaledVoltage < SET_VOLTAGE_MIN) && (*setValueOfPWM <
max_allow_pwm))
{
*setValueOfPWM = *setValueOfPWM + 1;
}
else if ((scaledVoltage > SET_VOLTAGE_MAX) && (*setValueOfPWM >
min_allow_pwm))
{
*setValueOfPWM = *setValueOfPWM - 1;
}
}
analogWrite(PWM_SIGNAL_A, *setValueOfPWM);
analogWrite(PWM_SIGNAL_B, *setValueOfPWM);
}
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Appendix 4.8 GLOBAL.h
/*
GLOBAL.h
Written with the intent of separating out specific functionality from main.c.
This H file will be responsible for housing misc functions and defines
*/
#ifndef GLOBAL_h
#define GLOBAL_h
/*
* USER CAN CHANGE FREQUENCY OR OPERATING POINT OF THE DC2DC
CONVERTER HERE
*/
#define FREQ_HZ 400
#define SET_VOLTAGE_MIN
32.75 //V
#define SET_VOLTAGE_MAX
33.25 //V
/*
* DO NOT CHANGE ANY CODE BELOW THIS POINT UNLESS YOU ARE AN
EXPERIENCED USER!!!
*/
#include "Arduino.h"
#include <SPI.h>
#define NOP3 "nop\n\t""nop\n\t""nop\n\t"
#define NOP4 "nop\n\t""nop\n\t""nop\n\t""nop\n\t"
#define NOP6 "nop\n\t""nop\n\t""nop\n\t""nop\n\t""nop\n\t""nop\n\t"
/*93.75Hz*/
#define PAUSE_S __asm__(NOP6 NOP6 NOP6 NOP6 NOP6 NOP3)
#define PAUSE_L __asm__(NOP6 NOP6 NOP6 NOP6 NOP6 NOP6 NOP6)
/*187500Hz*/
//#define PAUSE_S __asm__(NOP4)
//#define PAUSE_L __asm__(NOP6 NOP6 NOP6 NOP6 NOP6 NOP6 NOP6)
#define SAMPLES_PER_SECOND
1000000
#define SAMPLES_PER_PERIOD (SAMPLES_PER_SECOND / FREQ_HZ)
#define ADD_SAMPLES1 (SAMPLES_PER_PERIOD / 3)
#define ADD_SAMPLES2 ((SAMPLES_PER_PERIOD * 2) / 3)
#define NUM_SAMPLES_LESS1 (SAMPLES_PER_PERIOD - 1)
#define MAX_VALUE
1024
//max value of DAC
#define TRANSMIT_FREQ
16700000 //SPI bus
#define FREQ
93750 //187500 //PWM switching freq Hz
#define UPPER_RES
19100 //Voltage divider, Ohms
#define LOWER_RES
1000
//Voltage divider, Ohms
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//#define M
0.0624; //the m of Y = m*X + b
//#define B
2.4692; //the b of Y = m*X + b
//#define IS_CURRENT_LIM_ENABLED 0
//1 = YES
//#define CURRENT_LIM
2500
//mA
#define MIN_ALLOW_DUTY_CYCLE
0.2
//% = value*100
#define MAX_ALLOW_DUTY_CYCLE
0.8
//% = value*100
#define DAC_A_ADDRESS
0x1000 //for SPI protocol
#define DAC_B_ADDRESS
0x2000
#define DAC_C_ADDRESS
0x3000
#define DAC_D_ADDRESS
0x4000
#define CHIP_SELECT
10
#define LED_UC_ALIVE
23
#define PWM_SIGNAL_A
5
#define PWM_SIGNAL_B
3
#define V_ADC_FEEDBACK_PIN
14
//#define I_PHASEA_FEEDBACK_PIN 15
//#define I_PHASEB_FEEDBACK_PIN 16
//#define I_PHASEC_FEEDBACK_PIN 17
#define RESOLUTION_ADC
16
#define RESOLUTION_PWM
9
//#define LIM_REACHED
0
void init_const(uint16_t *max_val_pwm, uint16_t *min_allow_pwm, uint16_t
*max_allow_pwm, uint32_t *max_val_adc);
void initComms();
void init_µC_alive();
#endif

Appendix 4.9 GLOBAL.cpp
#include "GLOBAL.h"
void initComms()
{
Serial.begin(115200);
while ((!Serial) && (millis() < 5000))
{
delay(1);
}
Serial.println("Begin setup");
// set the slaveSelectPin as an output:
pinMode (CHIP_SELECT, OUTPUT);
digitalWrite (CHIP_SELECT, HIGH);
// initialize SPI:
SPI.begin();
Serial.println("Com setup complete");
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}
void init_µC_alive()
{
pinMode(LED_UC_ALIVE, OUTPUT);
digitalWriteFast(LED_UC_ALIVE, HIGH);
Serial.println("LED setup complete");
}
void init_const(uint16_t *max_val_pwm, uint16_t *min_allow_pwm, uint16_t
*max_allow_pwm, uint32_t *max_val_adc)
{
*max_val_pwm = (pow(2, RESOLUTION_PWM) - 1) / 2; //does this work to force
floating point math before rounding?
*min_allow_pwm = 0; //round((*max_val_pwm) * MIN_ALLOW_DUTY_CYCLE);
*max_allow_pwm = round((*max_val_pwm) * MAX_ALLOW_DUTY_CYCLE);
*max_val_adc = pow(2, RESOLUTION_ADC) - 1;
}
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Appendix 5 PCB modifications
Appendix 5.1 R23 and R25 PCB error
The reference designator on the PCB for R23 was labeled R25 and the reference
designator for R25 was labeled R23. This meant that Vgs of M2 and M6 was incorrect.
The error was detected because M2 was experiencing an uncharacteristic temperature
rise. To remedy the problem the R23 and R25 resistors were switched. This solved the
problem. The schematic was updated to reflect the reference designator error on the PCB.
This means that if another board is populated, the error is already accounted for in the
schematic and the board will be built as intended by the designer.

Appendix 5.2 “Y” capacitor schematic error
The 2.2nF “Y” capacitors (C13, C24) which filters common mode noise between the
transformer windings was connected to pin 5 of the transformer instead of the intended
pins 3 and 4. The result was large spikes and ringing on the output of the plus and minus
voltage rails. To remedy the problem the secondary side of the “Y” capacitors were
disconnected and a wires (approximately three inches) were ran from the capacitors to
TP4 and TP17 respectively. The schematic shows the circuit’s present, corrected,
configuration. Figure 32 shows the before and after waveform on the plus and minus
voltage rails.
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Figure 32: Before and after “Y” capacitor wiring change

Appendix 5.3 SPI signal schematic error
The µC and the DAC communicate via three wires. These wires are labeled on the
schematic as DOUT, SCK, and CS. The printed circuit board does not have the three
traces to connect the two devices for communication because the net names in the
schematic were incorrect. The schematic shows within this document shows the corrected
connection.
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Appendix 5.4 Current transducer PCB error
The current transducer (LEM LESR 6-NP/SP1) footprint is incorrect on the PCB. For this
reason, current transducers have been removed and a jumper wire installed.

Appendix 5.5 Test point labeling PCB error
The test point labeled as TP35 on the PCB is actually TP34 and the test point labeled as
TP34 on the PCB is actually TP34. The schematic has been back annotated to correct this
error.
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